Distributed Data Cache Designs for Clustered VLIW Processors
نویسندگان
چکیده
منابع مشابه
Clustered Modulo Scheduling in a VLIW Architecture with Distributed Cache
Clustering is an approach that many microprocessors are adopting in recent times in order to mitigate the increasing penalties of wire delays. In this work we propose a novel clustered VLIW architecture which has all its resources partitioned among clusters, including the cache memory. A modulo scheduling scheme for this architecture is also proposed. This algorithm takes into account both regi...
متن کاملHierarchical Clustered Register File Organization for VLIW Processors
Technology projections indicate that wire delays will become one of the biggest constraints in future microprocessor designs. To avoid long wire delays and therefore long cycle times, processor cores must be partitioned into components so that most of the communication is done locally. In this paper, we propose a novel register file organization for VLIW cores that combines clustering with a hi...
متن کاملAn Effective Software Pipelining Algorithm for Clustered Embedded VLIW Processors
This paper proposes a software pipelining framework, CALiBeR (Cluster Aware Load Balancing Retiming Algorithm), suitable for compilers targeting clustered embedded VLIW processors. CALiBeR can be used by embedded system designers to explore different code optimization alternatives, that is, high-quality customized retiming solutions for desired throughput and program memory size requirements, w...
متن کاملBPDL – Machine Description Language For Clustered VLIW Processors
Recent families of Digital Signal Processors show a VLIW-like architecture. These processors comprise of multiple execution units agglomerated into several data paths. With heavily pipelined, atomic RISC like operations, these are able to execute several instructions in a single cycle. The scheduling is done statically, and this saves hardware at the expense of more sophisticated compiler. This...
متن کاملA Methodology for Exploring Communication Architectures of Clustered Vliw Processors
VLIW processors have started gaining acceptance in the embedded systems domain. However, monolithic register file VLIW processors with a large number of functional units are not viable. This is because of the need for a large number of ports to support FU requirements, which makes them expensive and extremely slow. A simple solution is to break up this register file into a number of small regis...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Computers
سال: 2005
ISSN: 0018-9340
DOI: 10.1109/tc.2005.163